|
Research / Sega's SVP Chip / List of features
According to the manual, SSP1601 has these features:
16-bit fixed point arithmetic
ACC + A x B -> ACC; MAC operation in 40ns using pipelined multiplier
16x16-bit pipelined multiply with 32-bit output
32-bit ALU operation
512-word data RAM; RAM0, RAM1
Eight 8-bit RAM point registers:
R0 ~ R3 for RAM0
R4 ~ R7 for RAM1
RAM pointer registers for easy circular buffer operation
Simple instruction set
User defined I/Os
Up to 64K word Program Memory which can be readable and writable
SSP1601 EVA Chip (additional) has two 256-word SRAM for each RAM bank
25 MIPS @ 5.0 Volt
68-pin PLCC (evaluation version
0.8um double metal CMOS (CSP4H)
Excepted core size (except PAD, Data RAM): 3600um x 2400um
Back | Printer friendly
<< 1. Official chip description | 3. Design tools >>
|
